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Summary
Design choices in CMOS analog signal processing circuits are presented.
Special attention is focussed on continuous-time filter technologies. The
basics of MOSFET-C continuous-time filters and CMOS Square Law Circuits are
explained at the hand of a graphical MOST characteristics representation.
Introduction
High packing density, high speed and low power consumption are the keys
towards economically attractive signal-processing circuits. The high volume
of digital CMOS circuits production, the high yield expectation and the
demand for combined digital and analog circuits have challenged to exploit
the possibilities of CMOS technology for analog applications.
A major problem in integrated continuous-time active RC filter applications
is to achieve controlled, accurate and reproducible integration time
constants. In SC-technology [1],[2] reproducible time constants are defined
by means of capacitance ratios and the clock frequency. For switched
capacitor circuit realization, also analog amplifiers [3]-[4] and switches
had to be designed in CMOS technology. Together with the need for on-chip
continuous-time prefiltering for anti-aliasing purposes, this has triggered
the interest of analog designers to investigate the possibilities of analog
continuous-time CMOS circuits for signal processing.
The shrinking of minimum dimensions towards the sub-micron range is
profitable for cost and speed in digital circuits. For analog circuits, the
functional dependence of analog CMOS circuits on device parameters such as
channel length, limits the use of minimal dimensions. Nevertheless, analog
circuits are attractive for signal processing if the input signals are
analog, while simple processing is required and the output signal again has
to be in analog form. In such cases the A/D and D/A conversion circuitry
does not pay off. Also if digital signal processing acquires to much
computational power at a high speed (particularly for real time processing
at high signal frequencies), analog signal processing may offer an
attractive alternative. In many cases, analog circuits consume less chip
area and have a lower power consumption than their digital equivalents.
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Analog signal processing circuits may be composed of function blocks,
performing amplification and signal processsing functions like
multiplication, summation, signal delay, squaring, square rooting or
frequency filtering. This paper will concentrate on analog filter functions.
In continuous-time CMOS filters the problem of reproducable time constants
is solved by adaptive control of linearized MOST resistances or
transconductances. One way is linearization of the MOST channel conduction
in the linear mode, leading to the so-called MOSFET-C filters [5]. An
approach to linearize transconductances is the application of CMOS
Square-Law circuits to construct linear V-I converters and linear I-V
converters with electronically controlled linear input resistance [6] . In
both the MOSFET-C filters as well as in transconductance circuits, the time
constants have to be electronically controlled via reference tuning circuits
[7],[9], This paper will review the basic circuit building blocks for
continuous-time CMOS filters. Special attention is given to a graphical
representation of the MOST I-V linearization techniques.
Simple MOST model
Graphical representation at the hand of a simple MOST model may be helpful
for understanding the problem and its solution. Let C represent the gate
oxide capacitance per unit area and assume a constant channel-substrate
depletion capacitance C per unit area. With the voltages referred to the
common substrate, V denotes a channel voltage, which can vary between the
source voltage V and the drain voltage V . Under the condition of onset of3 jj
strong inversion, the gate threshold voltage V (V ) is related to the
channel voltage V by:\j
<VV - VT0 - V Cox - VC Cd . <!>
Defining a - (cri/c + 1) > tne threshold voltage V (V ) is:
W - VT0 + a VC . <2>
The channel saturation voltage V (V ) is the reverse relation:sat G
Vsat<V * (VG - VT0>/a . <3>
Conformably to the classical derivation of the MOST current voltage relation
[10], the inversion charge density is expressed as:
<£<W - (VG ¦ VV> Cox .<4>
and integration along the channel leads to the expression for the drain
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current in the linear operation region:
h - K {(VG - VT0) - (Q/2) (VS + V} (VD * VS> ' (5)
ID - (K/2a) ((VG - VT0 - aVs)2 - (VQ - VTO - av/} . (6)
For V^ > V (V.) this expression reduces to the saturated drain current,D sat G
Ysat - <K/2a> <VG - VT0 * ttVS>2 . <7)
The currents of (6) and (7) are graphically represented by the shaded areas
in figs. 1 a and b.
MOSFET-C filters
Tsividis et.al. [5],[7] have replaced the resistors in active RC-filters by
MOS transistors, operating in the linear mode. For complete filter circuits
the reader is referred to the literature. The resistance value of such
transistors is electronically controlled via the gate voltage V From (5)
it follows for the MOST channel conductance:
GC"K {(VG - VT0> - (a/2) <VS+V> .(8)
Graphically, the MOST current flowing in G is proportional to the shaded
area in fig. la. For a linear resistance, this value must be signal
independent, which requires (V + V ) being constant. With v and v
denoting the signal components superposed on the bias voltages V and V
o LI
the signal current is proportional to the double-shaded area in fig. 2b. A
more practical solution is the cancellation of nonlinearities by a fully
balanced differential approach as represented in fig. 3b. Design problems
are now moved towards the fully differential balanced amplifiers. Also
differential balanced filter structures with single ended opamps have been
described [8]. For filter applications, control of the resistance value is
obtained by means of a tuning reference filter [7].
MOST Square - Law Circuits
A different approach for analog signal processing is achieved by exploiting
the square-law characteristic of a MOST in the saturated mode [6],[11]. For
a MOST in saturation with source connected to substrate the drain current of
(7) reduces to:
ID - (K/2a) (VG - VT0)2 . (9)
For the difference and sum currents of two identical MOS transistors M.. and
M2, with gate-source voltages V and V,, the following relations can be
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derived [6]:
h -h' (K/2a) (Va + Vb - 2VT0> (Va * V .(10)
and
Ix + I2 - (K/4a) {(Va + Vb - 2VT0)2 + (Va - Vb)2} . (11)
Under the condition of a constant sum V0 - (V + V, ) of the gate-source
z a b
voltages, the current difference is linear proportional to the difference in
gate voltage (V - V,), which can be written as (2V - V~) . Based on this
so-called two-transistor linear and squaring principle [11], several linear
V-I and I-V converters have been developed. A graphical representation of
the currents in the V-I converter of fig. 4a is given in fig. 4b. Filter
functions operating up to several 100 Khz and with a dynamic range in the
order of 60 dB for a 26th order filter have been demonstrated. [9]. Besides
linear I-V and V-I converters, also non-linear circuits such as analog
multiplier, current squaring and current divider circuits have been
developed in this class [11]-[13].
MOST Scaling
As some of the analog design techniques rely on the quadratic MOST
characteristics, they can not fully exploit the minimum dimensions, because
of drain voltage dependent channel shortening effects. However, by clever
design and balanced differential techniques, degradation of the ideal
characteristics can be compensated [14]. The details and ultimate limits in
this field are not yet clear. Modeling and characterisation of devices in
the modern processes is of great importance. A new design challenge is also
found in the combined bipolar and CMOS (BICMOS) processes, where the analog
designer has a free choise for the type of each individual transistor.
Conclusion
The potential of analog CMOS circuits is not yet fully exploited. Several
circuit design principles have recently been disclosed. Their ultimate
potential in dynamic range and bandwidth will also depend on the ability for
scaling in modern CMOS and BICMOS processes. Progress requires research in
the complete field of the IC area, i.e. device modeling, electronic design
principles, reproducibility, reliability and CAD for analog circuits. The
advantage of combined processes like BICMOS, may push a new wave in analog
integrated electronics. This may be exaggerated by the fact that in the
advanced digital VLSI area, one is also forced to design at the limits of
the analog perfomances of the basic digital circuits.
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Fig. l.a: The MOST current is proportional to the shaded area A. For
VD < VD sat the M0ST °Perates in the linear region.
the MOST is saturated. The proportionality constantb: For Vn >Vn _D D,sat
K - /iC W/L.n
ox
'
Vg
Vs+vs
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Fig. 2.a: MOST channel conductance under the condition v - - vD O
b: The shaded area %£ represents the bias current I;
the shaded area §$$§ represents the signal
2 VS K l VG TO - « ( Vc - V. ) / 2
current:
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Fig. 3.a: Differential MOST source current i - i- - i-, caused by a
differential source voltage 2 v .
b: The shaded area ^^^ represents the bias current I in each
individual MOST; the shaded area §§$§ represents the differential
source current i--2v_K(V_- V_n - a V0 ).S G TU S
V2+0
Vb
12
M2
'inm vb
M3
IA
M1
Fig. 4.a: The linear V-I converter. M- - ML - M- .
b: The differential current is proportional to the shaded
area i^ : \ - I2 K / a ( V2 - VT0 ) ( Va - Vb )
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